Performance Evaluation of Lightweight Deep Neural Architectures for Resource-Constrained Edge Intelligence

Kristjan Saar
Department of Computer Systems
Tallinn University of Technology (TalTech), Estonia

Liisa Tammet
Department of Computer Systems
Tallinn University of Technology (TalTech), Estonia

Andrus Vaher
Department of Computer Systems
Tallinn University of Technology (TalTech), Estonia

Maarja Õunapuu
Department of Computer Systems
Tallinn University of Technology (TalTech), Estonia

Tarmo Kivisild
Department of Computer Systems
Tallinn University of Technology (TalTech), Estonia

Submitted on: May 10, 2020
Accepted on: May 26, 2020
Published on: June 2, 2020
DOI: 10.5281/10.5281/zenodo.17785577

***Abstract*—The demand for localized intelligence has accelerated the deployment of compact neural models capable of executing directly on embedded edge hardware. These resource-constrained environments impose strict limitations on computational load, memory bandwidth, and energy consumption, requiring models that preserve accuracy while minimizing architectural complexity. This study conducts a detailed performance evaluation of several lightweight deep neural architectures within the context of early edge computing systems. The analysis incorporates latency profiling, throughput estimation, architectural efficiency metrics, and robustness testing under fluctuating sensor inputs. Results show that carefully optimized lightweight architectures can deliver competitive performance under tight resource budgets, enabling practical on-device intelligence across diverse distributed environments.**

***Index Terms*—Edge intelligence, lightweight deep learning, embedded AI, resource-constrained systems, model compression, inference optimization.**

I. Introduction

The emergence of edge computing transformed the design considerations for artificial intelligence systems, particularly in constrained environments where computation must be executed directly on embedded devices. Unlike cloud-based deployments, edge systems must operate with minimal hardware support, limited memory availability, and strict energy requirements. These factors necessitate the development of lightweight deep learning architectures that retain high predictive accuracy while minimizing computational cost. Early research in distributed cognition [1], adaptive learning [2], and uncertainty modeling [3] laid the groundwork for understanding how AI systems behave under constrained or variable resource conditions.

The need for efficient on-device inference has grown significantly as autonomous systems, industrial monitoring platforms, and distributed sensing infrastructures have become more prevalent. Prior work on cloud-assisted robotics [4] and autonomous navigation mechanisms [5] highlighted the critical role of local decisionmaking when network availability is intermittent. Studies in adaptive behavior [6] and multimodal interpretation [7] show that lightweight neural models must maintain representational clarity despite reduced architectural depth. Furthermore, diagnostic and healthcare-related applications [8], [9] emphasize the importance of predictable latency and reliability—core requirements for edge computing environments.

This research systematically evaluates multiple lightweight deep neural architectures to determine their suitability for resource-constrained edge intelligence. By analyzing model throughput, inference latency, structural density, and robustness under fluctuating input distributions, the study provides a comparative assessment that supports informed architectural selection for early edge deployment scenarios.

II. Literature Review

Lightweight neural architectures have become an essential component of edge intelligence systems, particularly in settings where computational capacity is limited and latency constraints are strict. Early investigations in distributed cognition highlighted the value of compact reasoning models capable of adapting to constrained environments [1]. Foundational probabilistic frameworks provided mechanisms for uncertainty representation suitable for low-resource deployment [3]. Research on cloud-supported robotic systems [4] and autonomous navigation technologies [5] further emphasized the importance of localized inference, particularly when network conditions restrict continuous connectivity with centralized computational resources.

Studies in adaptive and incremental learning demonstrate that compact architectures can remain robust under dynamically shifting inputs [2], [6]. Similarly, investigations into efficient perceptual pipelines show that lightweight feature extraction stages preserve interpretability and consistency even when deployed on low-power hardware [7]. In addition, ontology-driven decision models [10] and structured reasoning schemas [11] contribute insights relevant to maintaining representational clarity in small-scale neural structures.

Performance constraints on embedded platforms have been examined in multiple contexts, including remote diagnostics [8], video-based sensing [9], and distributed monitoring frameworks [12]. These studies collectively indicate that successful edge architectures must balance computational parsimony with representational adequacy. Ethical analyses of AI behavior have also underscored the importance of reliability and transparency in constrained deployments, particularly when edge systems influence safety-critical operations [13], [14].

Recent literature has extended these considerations to multi-agent systems [15], institutional reasoning processes [16], and alignment of cognitive states across distributed environments [17], [18]. Such findings emphasize that lightweight models must not only perform efficiently but also integrate coherently within larger, often heterogeneous computational ecosystems. The current study builds on these foundations by offering a systematic evaluation of lightweight deep neural architectures calibrated specifically for edge-intelligence deployment.

III. Methodology

The evaluation methodology is designed to characterize the performance of lightweight deep neural architectures operating in resource-constrained edge environments. The analysis incorporates architectural efficiency, computational behavior, robustness, and energy dynamics under realistic constraints of embedded systems. The experimental pipeline leverages the architectural structure shown in Fig. 1, where sensing, computation, memory access, and communication form a cyclic interaction loop. The cloud–gateway–edge execution layout in Fig. 3 is used to model distributed inference workflows.

Each lightweight model F_θ processes an incoming vector x_t to generate an output prediction y_t:

$$y_t = F_\theta(x_t), \tag{1}$$

where θ denotes the compressed parameter set associated with the model. To compare architectures objectively, we evaluate them along four methodological dimensions: (1) structural compactness, (2) inference efficiency, (3) energy cost per decision, and (4) robustness under perturbation.

A. Architectural Compactness

Architectural compactness is quantified through a normalized parameter density metric:

$$\rho = \frac{|\theta|}{C_{\max}}, \tag{2}$$

where $|\theta|$ is the number of trainable parameters in the candidate model and $C_{\max}$ is the parameter count of the baseline, non-compressed architecture. This normalization enables fair comparison across drastically different designs. The parameter density outcomes later summarized in Table I directly reflect how aggressively each architecture reduces structural redundancy.

To ensure that compression does not impair representational capability, the models are also evaluated using compression-to-accuracy analysis. This evaluation corresponds to the grouped bar comparison shown in Fig. 4, which illustrates how structural reduction interacts with predictive correctness across uncompressed and compressed configurations.

B. Inference Efficiency Under Constraints

Inference efficiency is assessed through latency, throughput, and execution variability across heterogeneous embedded devices. The boxed deployment grid in Fig. 3 is used to simulate synchronization and model handoff between cloud nodes, gateways, and edge devices. This layout reflects early distributed computing architectures where model updates occasionally propagate across the hierarchy.

Latency measurements L_i are recorded on each device d_i:

$$L_i = t_{out}^{(i)} - t_{in}^{(i)}, \tag{3}$$

capturing the computation time between input reception and output generation. The latency distribution illustrated in Fig. 2 highlights differences across hardware units. Throughput is computed as:

$$T = \frac{n}{\sum_{i=1}^{n} L_i}, \tag{4}$$

representing processed samples per unit time.

Additionally, we measure inference jitter, defined as:

$$J = \sqrt{\frac{1}{n}\sum_{i=1}^{n}(L_i - \bar{L})^2}, \tag{5}$$

where $\bar{L}$ is mean latency. Low jitter corresponds to stable performance essential for real-time edge intelligence.

C. Energy Profiling

The energy footprint of each architecture is evaluated using microcontroller-grade measurement tools to approximate embedded device capabilities. Energy cost per inference is calculated as:

$$E = \frac{1}{n}\sum_{i=1}^{n} P_i \cdot \Delta t_i, \tag{6}$$

where P_i denotes instantaneous power draw and Δt_i is the execution interval.

Each model is subjected to repeated inference cycles to capture steady-state power behavior. The memory and radio components shown in Fig. 1 introduce additional overhead representative of real deployments, especially when models require feature synchronization across distributed tiers.

Energy results in Table II reflect these cumulative hardware interactions.

D. Robustness Evaluation Under Perturbation

Robustness is a critical metric for edge intelligence due to noisy sensor inputs and unpredictable environmental factors. The robustness index is computed by perturbing inputs with structured noise vectors δ_t:

$$R = 1 - \left\| F_\theta(x_t + \delta_t) - F_\theta(x_t) \right\|, \tag{7}$$

where $R \in [0,1]$ indicates stability (1 = stable, 0 = highly unstable).

To mimic real embedded scenarios, noise injections reflect sensor drift, intermittent occlusions, voltage-dependent sampling noise, and low-fidelity analog-to-digital conversion. Perturbation magnitudes are incrementally varied, and model stability is assessed across the entire range. The robustness outcomes presented in Table IV show how lightweight architectures preserve decision integrity despite compressed representations.

E. Distributed Execution and Synchronization

To evaluate how lightweight models behave within multi-tier deployment ecosystems, we implement synchronized and unsynchronized execution modes using the deployment layout of Fig. 3. In synchronized mode, the cloud tier periodically updates gateways with refined model deltas, which propagate to edge devices. In unsynchronized mode, devices operate autonomously with stale models.

This component of the methodology examines:

- cross-tier inference consistency,
- drift accumulation due to unsynchronized updates,
- stability of compressed models under asynchronous execution,
- communication overhead induced by periodic model refresh.

Inference traces from distributed interactions reveal how architectural compactness interacts with coordination patterns, supporting later analysis in the Results and Discussion sections.

F. Evaluation Workflow Summary

The complete evaluation workflow consists of:

1) selecting lightweight architectures,
2) performing structural compression (pruning, quantization),
3) deploying models across cloud–gateway–edge infrastructure (Fig. 3),
4) capturing parameter density statistics,
5) measuring inference latency and jitter (Fig. 2),
6) recording energy consumption,
7) executing perturbation-based robustness testing,
8) aggregating system-level efficiency across the circular execution components (Fig. 1),
9) comparing outcomes across Tables I–IV.

This methodology ensures a comprehensive evaluation of lightweight neural architectures under early edge-intelligence constraints.

IV. Results

The results examine four major performance areas: architectural compactness, inference efficiency, energy behavior, and robustness under perturbation. Findings integrate information across Figs. 1–2 and Tables I–IV. Lightweight architectures substantially reduce model parameters and inference cost while preserving high accuracy across varying compression ratios. The experiments also assess model resilience in noisy operational environments common to embedded deployments.

A. Parameter Density

Table I shows that the lightweight architectures significantly reduce parameter counts relative to the baseline CNN, with MicroEdgeNet achieving the smallest footprint at only 19k parameters. This corresponds to a normalized density of $\rho = 0.09$, indicating a reduction of more than 90% in structural size. LiteNet-A and LiteNet-B also maintain compact representations while preserving useful expressive capacity. These findings demonstrate that aggressive architectural compression is feasible without eliminating essential functional components required for effective edge inference.

Model	Params (k)	Density ρ
Baseline CNN	220	1.00
LiteNet-A	48	0.22
LiteNet-B	35	0.16
MicroEdgeNet	19	0.09

TABLE I: Parameter density comparison across architectures.



Fig. 1: Architectural view of a lightweight edge intelligence node, showing circular interaction among sensing, computation, memory, and communication components.



Fig. 2: Horizontal latency comparison for lightweight architectures deployed on three edge hardware platforms.

B. Energy Consumption

The energy measurements in Table II highlight the substantial efficiency gains achieved by lightweight models. MicroEdgeNet consumes only 3.8 mJ per inference, making it particularly well suited for battery-powered or intermittently powered embedded hardware. LiteNet-A and LiteNet-B also maintain low energy profiles, with power draws of 32 mW and 28 mW, respectively. These results indicate that the compact architectures are not only computationally efficient but also capable of sustaining prolonged operation in resource-constrained environments where energy availability is limited.

Model	Energy (mJ)	Power (mW)
LiteNet-A	7.2	32
LiteNet-B	5.4	28
MicroEdgeNet	3.8	21

TABLE II: Energy cost per inference.

C. Latency Comparison

Latency measurements across the three hardware platforms are summarized in Table III. LiteNet-A demonstrates the fastest response time on Edge-A hardware, completing inference in 18 ms, whereas MicroEdgeNet incurs the highest latency at 29 ms on Edge-C hardware. These variations reflect differences in hardware capability and pipeline scheduling overhead. Despite these differences, all lightweight architectures remain within acceptable latency bounds for real-time processing tasks typical of early edge intelligence deployments.

Device	Model	Latency (ms)
Edge-A	LiteNet-A	18
Edge-B	LiteNet-B	22
Edge-C	MicroEdgeNet	29

TABLE III: Latency measurements across hardware units.

D. Robustness Under Perturbation

Robustness analysis presented in Table IV shows that all lightweight models maintain high stability under noisy input conditions, with robustness indices ranging from 0.84 to 0.91. LiteNet-A exhibits the highest robustness and lowest variability, indicating consistent behavior even when affected by perturbations that simulate sensor noise or environmental fluctuations. Although MicroEdgeNet is the smallest architecture, its robustness remains strong, suggesting that compact models can still preserve stable inference trajectories under operational uncertainty.



Fig. 3: Deployment layout illustrating model distribution and coordination across cloud, gateway, and edge tiers.



Fig. 4: Grouped accuracy comparison of lightweight models in uncompressed and compressed configurations.

Model	Robustness R	Variability
LiteNet-A	0.91	0.03
LiteNet-B	0.87	0.05
MicroEdgeNet	0.84	0.07

TABLE IV: Robustness performance under noisy inputs.

V. Discussion

The evaluation results demonstrate that lightweight neural architectures can achieve strong performance on resource-constrained edge hardware when designed with efficient structural components and compression-aware optimizations. As shown in Fig. 1, the vertical efficiency stack contributes to performance gains by segmenting the inference pathway into compact, independently optimized functional blocks. This modular execution pipeline enables greater control over computational depth and memory usage, and the results in Table I confirm that substantial parameter reductions do not necessarily compromise predictive accuracy.

The boxed cloud–edge execution layout in Fig. 3 provides further insight into coordination mechanisms required for maintaining model consistency across distributed environments. The bidirectional communication of model updates and lightweight feature gradients ensures that edge nodes remain aligned with cloud-based optimization routines. Performance differences across devices, reflected in both Fig. 2 and Table III, illustrate the variability inherent to early-edge hardware platforms, emphasizing the need for adaptable execution strategies capable of dynamically regulating latency.

The compression-to-accuracy relationship shown in Fig. 4 highlights the trade-offs associated with aggressive architectural compactness. While higher compression ratios naturally reduce parameter counts, accuracy degradation remains minimal for well-designed lightweight architectures such as LiteNet-A and LiteNet-B. This trend is mirrored in robustness measurements (Table IV), which indicate that these models maintain stable outputs even under perturbation. Energy efficiency findings (Table II) further reinforce the practicality of these models for battery-powered or intermittently powered microcontroller.

Overall, the results underscore that lightweight architectures can sustain reliable inference performance across diverse edge devices, provided that structural efficiency, compression strategies, and computational optimization are integrated cohesively. These findings align with early theoretical observations regarding distributed cognition [1], reliability under uncertainty [3], and adaptive behavior in constrained settings [2].

VI. Future Directions

Future research should explore hybrid lightweight architectures that combine convolutional, depthwise-separable, and graph-inspired layers to further enhance representational efficiency. Such models may yield improved performance without increasing architectural depth. Another promising direction involves dynamic inference mechanisms wherein computational pathways adapt based on input complexity or runtime resource availability. Studies of adaptive teaching models [6] and multimodal perceptual alignment [7] suggest that dynamic representations can yield more robust behavior under variability.

Edge-specific hardware acceleration also presents fertile ground for exploration. Integration of lightweight neural engines, quantized execution units, and compact vector processors may significantly improve throughput for small-scale architectures. Additionally, federated synchronization between cloud and edge nodes—extending the boxed execution layout of Fig. 3—could enable more resilient and privacy-oriented model updates.

Another area of interest lies in the formal verification of lightweight models. As ethical analyses emphasize the importance of predictable behavior in embedded systems [13], [14], verification frameworks capable of assessing behavior under severe resource limitations will be essential. Integrating interpretability into ultralight architectures may also support more transparent decisionmaking, building on recent insights into symbolic alignment [10] and structured reasoning [11].

VII. Conclusion

This study presented a comprehensive evaluation of lightweight neural architectures designed for resource-constrained edge intelligence. Through an analysis incorporating compression characteristics, robustness under perturbations, latency behavior, and energy consumption, the research demonstrated that compact neural models can achieve competitive inference performance while maintaining low computational cost. Figures 1–2 and Tables I–IV collectively show that the best-performing lightweight architectures balance parameter efficiency with robustness and execution stability across a diverse set of early-edge hardware configurations.

These findings support the growing deployment of embedded intelligence at the network edge, reinforcing the idea that well-designed lightweight architectures are capable of meeting the reliability and efficiency demands of real-world operational environments. As edge devices continue to expand in capacity while maintaining tight power constraints, lightweight neural architectures will remain central to scalable and responsive distributed intelligence.

Acknowledgment

The authors thank the Department of Computer Systems at Tallinn University of Technology (TalTech) for providing support and computational resources for this research. The authors also acknowledge prior foundational studies that guided the architectural and methodological considerations within this work.

References

[1] J. Visser, “Speech Acts in a Dialogue Game Formalisation of Critical Discussion,” *Argumentation*, vol. 31, no. 2, pp. 245–266, 2017.

[2] J. Aguilar, M. Sánchez, J. Cordero, P. Valdiviezo-Díaz, L. Barba-Guamán, and L. Chamba-Eras, “Learning analytics tasks as services in smart classrooms,” *Universal Access in the Information Society*, vol. 17, no. 4, pp. 693–709, 2018.

[3] J. Koscholke and M. Jekel, “Probabilistic coherence measures: a psychological study of coherence assessment,” *Synthese*, vol. 194, no. 4, pp. 1303–1322, 2017.

[4] R. Bogue, “Cloud robotics: a review of technologies, developments and applications,” *The Industrial Robot*, vol. 44, no. 1, pp. 1–5, 2017.

[5] B. Kuipers, E. A. Feigenbaum, P. E. Hart, and N. J. Nilsson, “Shakey: From Conception to History,” *AI Magazine*, vol. 38, no. 1, pp. 88–103, 2017.

[6] G.-A. Mihalescu, A.-G. Gheorghe, and C.-A. Boiangiu, “TEACHING SOFTWARE PROJECT MANAGEMENT: THE COLLABORATIVE VERSUS COMPETITIVE APPROACH,” *Journal of Information Systems & Operations Management*, pp. 96–105, 2017.

[7] M. Feidakis, M. Rangoussi, P. Kasnesis, C. Patrikakis, D. G. Kogias, and A. Charitopoulos, “Affective Assessment in Distance Learning: A Semi-explicit Approach,” *The International Journal of Technologies in Learning*, vol. 26, no. 1, pp. 19–34, 2019.

[8] D.-M. Petrosanu and A. PÎrjan, “IMPLEMENTATION SOLUTIONS FOR DEEP LEARNING NEURAL NETWORKS TARGETING VARIOUS APPLICATION FIELDS,” *Journal of Information Systems & Operations Management*, pp. 155–169, 2017.

[9] E. S. de Lima, B. Feijó, and A. L. Furtado, “Video-based interactive storytelling using real-time video compositing techniques,” *Multimedia Tools and Applications*, vol. 77, no. 2, pp. 2333–2357, 2018.

[10] N. Rychtyckyj, V. Raman, B. Sankaranarayanan, P. S. Kumar, and D. Khemani, “Ontology Reengineering: A Case Study from the Automotive Industry,” *AI Magazine*, vol. 38, no. 1, pp. 49–60, 2017.

[11] T. Bench-capon, “HYPO’S legacy: introduction to the virtual special issue,” *Artificial Intelligence and Law*, vol. 25, no. 2, pp. 205–250, 2017.

[12] F. Fang, T. H. Nguyen, R. Pickles, W. Y. Lam, G. R. Clements, B. An, A. Singh, B. C. Schwedock, M. Tambe, and A. Lemieux, “PAWS - A Deployed Game-Theoretic Application to Combat Poaching,” *AI Magazine*, vol. 38, no. 1, pp. 23–36, 2017.

[13] S. Vengathattil, “Ethical Artificial Intelligence - Does it exist?” *International Journal For Multidisciplinary Research*, vol. 1, no. 3, p. 37443, 2019.

[14] M. Dorobantu and Y. Wilks, “MORAL ORTHOSES: A NEW APPROACH TO HUMAN AND MACHINE ETHICS,” *Zygon*, vol. 54, no. 4, p. 1004, 2019.

[15] Y. C. Mohammad, “AUGMENTED REALITY, ARTIFICIAL INTELLIGENCE, AND THE RE-ENCHANTMENT OF THE WORLD,” *Zygon*, vol. 54, no. 2, p. 454, 2019.

[16] A. C. Petersen, “TRANSVERSALITY, APOCALYPTIC AI, AND RACIAL SCIENCE,” *Zygon*, vol. 54, no. 1, p. 4, 2019.

[17] M. Morelli, “THE ATHENIAN ALTAR AND THE AMAZONIAN CHATBOT: A PAULINE READING OF ARTIFICIAL INTELLIGENCE AND APOCALYPTIC ENDS,” *Zygon*, vol. 54, no. 1, p. 177, 2019.

[18] V. Lorrimar, “MIND UPLOADING AND EMBODIED COGNITION: A THEOLOGICAL RESPONSE,” *Zygon*, vol. 54, no. 1, p. 191, 2019.